Abstract-To ensure functional correctness, conventional chip implementation methodology signs off the SOC design at extreme process, voltage and temperature (PVT) conditions. At the 20nm node and beyond, the back end of line (BEOL) layers have become major sources of variation, which must be accounted for by signoff at various BEOL corners. Conventional signoff methodology uses extreme BEOL corners, in which all BEOL layers are skewed to the worst-case condition (e.g., all BEOL layers have the worst parasitic capacitance). However, such a BEOL condition is very pessimistic because the probability of having all BEOL layers skew towards the worst-case condition simultaneously is extremely small. Such pessimism results in longer chip implementation schedules and poorer design quality. In this paper, we propose a signoff methodology with tightened BEOL corners to recover the pessimism incurred by the conventional BEOL corners. This approach is based on the observation that most timing-critical paths use different BEOL layers. When the variations of BEOL layers are not fully correlated, the BEOL-induced timing variation is much smaller due to averaging of random variations. Our experimental results show that by using tightened BEOL corners, we can reduce timing-violation paths by up to 100% and improve the WNS and TNS by up to 101ps and 53ns, respectively.
I. INTRODUCTION
In a conventional implementation methodology, designers sign off an SoC design at extreme PVT conditions to ensure functional correctness. As wire geometries continue to shrink with each new process node, wire resistance (R) and capacitance (C) have become major sources of variation [15] , which must be accounted for by signoff at BEOL corners. In current industry-standard signoff methods, conventional BEOL corners (CBCs) are defined such that all BEOL layers vary in the same way [6] . For example, Table I (see Section II) shows common BEOL corners in which the wire width (∆W ), wire thickness (∆T ) and dielectric thickness (∆H) variations are biased to the minimum or maximum values. 1 Although BEOL parameters have strong spatial correlations within a die [12] , different BEOL parameters are not fully correlated [5] [6] [10] [13] [22] . When the parameters are not fully correlated, the likelihood of a worstcase (or best-case) condition on all layers is vanishingly small (if not a physical impossibility). Therefore the CBCs are unnecessarily pessimistic, which results in longer chip implementation schedules (time spent on design closure steps).
To reduce the pessimism in CBCs, various statistical RC extraction and timing analysis methods have been proposed [1] [2] [3] . The main drawback of statistics-based methods is the lack of availability of commercial EDA tools to characterize a RC variation model (e.g., sensitivities of RC to BEOL physical parameters). Although we can construct the RC variation model by extracting RC at nominal and perturbed corners for each variation source [3] , this method requires a lot of computing resources. For example, to characterize an interconnect stack with nine metal layers and three variation sources per layer, we need 28 RC extractions for a nominal corner and 27 perturbed corners. Moreover, the extracted parasitics are design-specific and they must be updated when the design changes.
Alternatively, Lu and McCullen [11] propose a BEOL variationaware timing analysis method based on a layout-to-SPICE [25] netlist extraction tool. Since the extraction tool can annotate the nominal RC value as well as the bounds of RC in the SPICE netlist, the BEOLinduced timing variation can be simulated using SPICE. However, 1 The ∆W, ∆T and ∆H in Table I are extracted from foundry BEOL corners. The definitions of the BEOL corners match with those described in [8] .
the SPICE-based timing analysis is slower than static timing analysis (STA), and commercial RC extraction tools do not have the option to extract and annotate BEOL parameters into a netlist.
For corner-based timing analysis, there are methods to find the worst-case BEOL variation scenarios [6] [14] [20] , but these scenarios are far from the typical BEOL variations seen in IC manufacturing. Thus, signing off a design using these BEOL variation scenarios will incur large design overheads [7] . Yamada and Oda [22] propose a simple method to tighten BEOL corners based on the wirelengths of BEOL layers. This corner-based method has the advantage that statistical extraction is only required once per technology for validation. However, this approach is so oversimplified that it may be inaccurate when path delays of an IC have different and opposite sensitivities to BEOL variations.
In this paper, we propose a signoff methodology with tightened BEOL corners (TBCs) to reduce the impact of pessimism in CBCs. Our method is based on an observation similar to [22] , i.e., the wires on timing-critical paths are typically routed through different BEOL layers. For example, Figure 1 shows that the wirelength ratio of (setup) critical paths extracted from a design are mostly routed on layers M2 to M6. Figure 2 shows that, for 92% of the paths, the maximum wirelength from a single layer is less than 60% of the total wirelength. When process variations of the BEOL layers are not fully correlated, the timing variation on a critical path is typically much smaller than that estimated using CBCs due to averaging of uncorrelated variations. 2 Our analysis (see Section III) shows that the delay variation at a CBC (with respect to the typical BEOL condition) can be much larger than the delay variation obtained from a statistical analysis. Further, we observe that the pessimism of a CBC depends on the sensitivities of critical-path delays to resistance and capacitance variations. Our results also show that CBCs have small or no pessimism for certain kinds of critical paths. Thus, we cannot apply TBCs to the entire design as suggested in [22] . To address this issue, we propose to choose the signoff corners (i.e., CBCs or TBCs) for each path based on its delay sensitivities to resistance and capacitance. By using this method, we can safely sign off a path using TBCs or CBCs without underestimating the delay variation of the paths.
Our main contributions are as follows.
•
We show that the pessimism of a CBC depends on the sensitivities of critical-path delay to BEOL resistance and capacitance, and that the trend is similar across different designs.
• We propose a method to identify the critical paths which can use tightened BEOL corners for signoff. We show that this method can reduce the number of paths with timing violations by up to 100% and improve WNS and TNS by up to 101ps and 53ns, respectively.
The organization of the rest of this paper is as follows. In Section II, we review the BEOL delay variation model. In Section III, we describe our approach to derive tightened BEOL corners based on the properties of critical paths. The experimental results of our study are presented in Section IV. We conclude this paper in Section V.
II. BEOL VARIATION MODEL
We denote the index of a metal layer in an interconnect stack by m and the total number of metal layers by N layer . We denote the conductor width and thickness of the layer m by W m and T m , respectively. Similarly, we denote the thickness of the layer's interlayer dielectric (i.e., the distance between layer m and layer m + 1) by H m . Figure 3 illustrates an example of the interconnect stack with three metal layers (M1, M2 and M3).
A. Conventional BEOL Corners
The major variation sources in a BEOL corner are ∆W m , ∆T m and ∆H m , which correspond to the variations in W m , T m , and H m , respectively. 3 A CBC is modeled by biasing the variation sources in 3 Spacing variation is implicitly defined by ∆W m . a BEOL technology file (e.g., itf [28] or ict [23] ). For example, Table I shows the ∆W m , ∆T m and ∆H m for typical CBCs. Note that the ∆W m , ∆T m and ∆H m are biased in the same way for all layers in a CBC. It should also be noted that the RC-best (Y rcb ) and C-worst (Y cw ) corners have similar ∆W and ∆T . Meanwhile, the RC-worst (Y rcw ) and C-best (Y cb ) corners have similar ∆W and ∆T . Thus, the wire resistance extracted at Y rcb and Y cw (resp. Y rcw and Y cb ) are similar but the capacitance is larger (resp. smaller) at Y cw (resp. Y cb ) because of a smaller (resp. larger) inter-layer dielectric thickness.
B. Tightened BEOL Corners
We denote a tightened BEOL corner by Y re f α , where α is a scaling factor and Y re f is a CBC, i.e., Y re f ∈ {Y cb ,Y cw ,Y rcb ,Y rcw }. We define ∆W m , ∆T m and ∆H m of a Y re f α as
For an interconnect stack with N layer layers, there are 3N layer variation sources. We model each of these variation sources as a Gaussian random variable z v (v = 1, 2, ..., 3N layer ). The correlations among the random variables are defined by a correlation matrix (Σ). Since BEOL parameters are correlated if they are fabricated using the same process module [13] , we model the correlation between two variance sources as follows.
γ if both z u and z v are ∆W, ∆H or ∆T of different BEOL layers and the layers are in the same process module. 0 otherwise (2) where Σ u,v is the entry at the u th row and v th column in Σ. γ is the correlation between z u and z v . Due to the lack of actual manufacturing data, we assume that γ is the same for different pairs of variation sources. In our experiments, we study two scenarios with γ = 0.5 [13] and γ = 0.0 (i.e., all variation sources are independent). Unless otherwise specified, the following statistical analyses use γ = 0.0. For the nine-layer interconnect stack in our experiment, there are three process modules:
• Layers M1, M2 and M3 ∈ process module 1
• Layers M4, M5, M6 and M7 ∈ process module 2
• Layers M8 and M9 ∈ process module 3
We define Y v as the BEOL corner in which only the v variation source is perturbed by one standard deviation from the typical condition. 4 We extract the delay sensitivity of the j th path (p j ) to the v th variation source (∆d j,v ) by using the finite-difference method [3] . 5 ∆d
where Y typ is the typical BEOL corner.
respectively, the delay of p j at Y v and Y typ . Note that the layoutinduced RC variation is accounted for in the RC extraction. The BEOL-induced delay variation for p j (σ path j ) is given by the following equation.
where
We decompose Σ to obtain λ by using the Cholesky decomposition method. λ is a lower triangular matrix and λ T is the transpose of λ.
Note that the delay variation is also affected by the drive strength of standard cells which has within-die random variation [18] . Therefore, the delay variation of different nets on the same metal layer may not be fully correlated. Since our variation model assumes that the delay variation on a single metal layer is fully correlated, we may underestimate the effect of averaging random variations.
III. PESSIMISM IN CONVENTIONAL BEOL CORNERS
Unlike hold-time violations which can be fixed by buffer insertion, fixing a setup timing-critical path at CBC corners has become a very challenging task due to the increased wire resistance and BEOL variation. For example, increasing the drive strengths of standard cells along a setup timing-critical path is a typical approach to fix a setup-time violation. However, when the path is dominated by wire delay (e.g., a path with relatively long wires), increasing the drive strengths of cells can only reduce a fraction of the path delay, which may be insufficient to fix the setup timing violation. This problem is even more critical at high V dd and/or high temperature operating conditions in which the impact of wire delay variation is more significant. In the following discussion, we only focus on reducing the pessimism of CBC on the data path of setup timingcritical paths. 6 We define ∆d j (Y ) as the difference between the delays of p j at corners Y and Y typ , i.e., ∆d
. We consider p j as "safe" if the path is signed off at a corner Y, for which ∆d j (Y ) is larger than 3σ path j .
Our goal is to find the tightened BEOL corners such that the design signed off using these corners will meet the safe condition in Equation (5) . Meanwhile, the corners should not be overly pessimistic, i.e., the difference between ∆d j (Y ) and 3σ path j should be minimized.
A. Analysis
When BEOL variations are small, path delay variations can be approximated as a linear function of BEOL variations [1] . Based on this assumption and the definition of the TBC in Equation (1),
where ∆d j (Y α ) is the delay variation at a given TBC. To satisfy the safe condition at Y α , the smallest scaling factor for p j (α j (Y )) is given by
Fig. 4: α j versus ∆d j for critical paths obtained from the NETCARD benchmark circuit. Figure 4 shows the scaling factors of a set of critical paths for Y cw and Y rcw . The figure shows that α j (Y ) is small when ∆d j (Y ) is large but increases rapidly when ∆d j (Y ) approaches zero. Also, there are paths for which their ∆d j (Y cw ) (resp. ∆d j (Y rcw )) become negative. This happens because Y cw (resp. Y rcw ) corner has smaller parasitic resistance (resp. capacitance) and the paths are more sensitive to the changes in resistance (resp. capacitance). The results also imply that we need to sign off at both Y cw and Y rcw corners to capture the impact of interconnect variation. When we analyze both Y rcw and Y cw corners, the paths which have a smaller ∆d j (Y cw ) will have a larger ∆d j (Y rcw ), and vice-versa for the paths which have larger ∆d j (Y cw ). Thus we should only consider the α j at the dominant corner which has a larger ∆d j (Y ). The actual scaling factor (α act j ) is defined as
To understand the trends in Figure 4 , we analyze the relationships between σ path j and ∆d j (Y ). Figure 5 shows that there is a strong correlation between 3σ path j and ∆d j (Y ). Moreover, most of the paths have a α act j smaller than 0.5. The small α act j is due to the averaging of uncorrelated variations when the wires along the paths are routed on many metal layers. Figure 6 shows the relationships between α act j , ∆d j (Y cw ) and ∆d j (Y rcw ). Each circle in the figure represents a path, the coordinates of a circle on the x-and y-axes indicate its (normalized) ∆d j (Y cw ) and ∆d j (Y rcw ). Meanwhile, the color of the circles indicates the magnitude of α act j . From the figure, we can see that the paths with a large α act j have small ∆d j (Y cw ) and ∆d j (Y rcw ), e.g., both ∆d j (Y cw ) and ∆d j (Y rcw ) are smaller than 0.03 when α act j is larger than 0.5.
Our analysis shows that the paths with a large α act j have similar delay sensitivities to R and C. Since a CBC is biased such that the R and C change in opposite directions (with respect to Y typ ), the total delay variation at a CBC is very small for the paths with similar delay sensitivities to R and C. In other words the delay variation due to R and C are cancelled out. Note that the cancellation effect is an artifact of CBCs, which does not exist in the statistical RC analysis. Thus, 3σ path j is larger than the delay variation at a CBC (i.e., α act j is large) for this kind of path.
Since the α act j is mainly affected by ∆d j (Y cw ) or ∆d j (Y rcw ), we propose to classify the critical paths based on their ∆d j (Y ).
G CBC and G T BC are respectively the set of paths to be signed off using CBC and TBC. A rcw and A cw are, respectively, the thresholds for the ∆d j (Y rcw ) and ∆d j (Y cw ), which determine whether a path is in G T BC or G CBC . Figure 7 describes our signoff methodology. Given a routed design, we first analyze the data paths at Y cw , Y rcw and Y typ to classify the setup timing-critical paths into G T BC or G CBC . The paths in G T BC (resp. G CBC ) will be analyzed using TBC (resp. CBC). If there are timing violations, the paths are fixed through a path-based ECO at the corresponding BEOL corners. The design is closed when there are no paths with timing violations in both G T BC and G CBC .
B. Proposed Method
Based on our experimental results (see Section IV), we observe that the critical paths of the designs implemented using the same technology and design flow have similar structures. Therefore, we propose to extract the values of A cw and A rcw from a set of representative critical paths and use them for other designs implemented using the same technology and design flows. By using this approach, we only need to perform the costly statistical analysis to characterize A cw and A rcw when there is a major change in the technology or design flow.
Given a set of representative critical paths as well as their corresponding timing constraints and operating conditions, the problem is to select the A cw , A rcw and TBCs to minimize the pessimism in CBCs while satisfying the safe condition in Equation (5) . To solve this problem, we perform a statistical analysis and extract the optimal scaling factors (α opt (Y rcw ) and α opt (Y cw )) for different A cw and A rcw . 7
(10) Figure 8 shows that as α opt (Y rcw ) (resp. α opt (Y cw )) reduces, the A rcw (resp. A cw ) increases but the |G T BC | reduces. In other words, as we tighten a BEOL corner, the number of paths which can be signed off using the TBC reduces. 
IV. EXPERIMENTAL RESULTS
We use three designs from ISPD contests [16] [21] and the OpenCores [24] as the testcases in our experiments. The designs are placed and routed with a triple-V th 45nm foundry library using Synopsys IC Compiler [26] . To emulate the highly resistive BEOL in advanced technology, we scale the resistivity in the BEOL model file by 8×. For timing signoff, we use Synopsys PrimeTime [27] . The PVT condition for setup timing analysis is SS, 0.90V and 125 • C. We 7 The α opt (Y cw ) (resp. α opt (Y rcw )) is optimal for a given set of representative critical paths, along with a threshold value A cw (resp. A rcw ). Table II .
A. Experiment Setup
After placement and routing, we fix the timing violations in the designs by using the fix eco commands in Synopsys PrimeTime [27] until there are no improvements. Then we extract 1000 setup timingcritical paths at Y cw and Y rcw , separately. To emulate our signoff methodology, we filter the extracted paths based on the definition in Equation (10) to obtain G T BC . For our signoff methodology, the paths in G T BC are analyzed using Y cw α and Y rcw α . Meanwhile, the paths in G CBC are analyzed using Y cw and Y rcw . In our experiments, we set α opt (Y rcw ) equal to α opt (Y cw ). 8 The A rcw and A cw for different α opt and statistical BEOL models are listed in Table III . To collect the representative timing-critical paths, we implement another NETCARD benchmark circuit with clock period = 2.3ns and extract the top 10000 paths at Y rcw and Y cw . Note that the critical paths are different from those of the NETCARD testcase described in Table II . Since the representative timing-critical paths can be different from the actual testcases, we increase the values of A rcw and A cw by 1% to account for the sampling error in the construction of the representative paths. Figure 9 shows that α act values are large when ∆ delay (Y rcw ) or ∆ delay (Y cw ) values are small. This validates our assumption that the different testcases have similar trends (i.e., α act versus ∆ delay (Y rcw ) and ∆ delay (Y cw )) even though the testcases have different clock periods, gate counts and core areas. Note that we only repeat the experiments for three different netlists. It is possible that there are other netlists which show different trends compared to that shown in Figure 9 . Table IV shows the timing analysis results with γ = 0.0. By using our methods (TBC-0.5, TBC-0.6 and TBC-0.7), we can improve the WNS by 46ps to 125ps and TNS by up to 68ns. Meanwhile, the total number of paths with timing violations is reduced by 42% to 100%. Table V shows the results of a similar experiment with γ = 0.5. The results show that for all testcases, the |G T BC | are relatively smaller compared to that in Table IV where γ = 0.0. This is because the A cw and A rcw are larger for the same α when there are stronger correlations among variation sources.. Table V shows that |G T BC | for the TBC-0.5 configuration is zero for the LEON3MP testcase. Thus, the TBC-0.5 configuration has no improvements compared to the CBC approach. Meanwhile, results in Table V show that by using TBC-0.6 and TBC-0.7, we can still reduce WNS by up to 101ps and TNS by up to 53ns; the total number of paths with timing violations is also reduced by 10% to 100%.
B. Results
The delay estimation error in Tables IV and V are defined as ∆d j (Y ) − 3σ path j . Since the delay estimation errors in the tables are positive, it means that no TBC case underestimates the delay variation.
To fix the remaining timing violation paths, we have several options. First, we can upsize standard cells along critical paths to reduce path delay. Second, if the wire delay is large, we can insert buffers to break long wires into shorter ones so as to reduce wire delay. Note that both approaches will change the ∆ delay (Y rcw ) or ∆ delay (Y cw ). If the ∆ delay (Y rcw ) or ∆ delay (Y cw ) becomes larger than the corresponding A rcw or A cw , we can use TBC, which will reduce the delay variation and improve WNS. Alternatively, we can also intentionally route the wires over multiple layers during the physical implementation stages so as to create critical paths which has less BEOL variations as already discussed in [17] [19] .
V. CONCLUSIONS
Due to highly resistive BEOL layers in advance technology nodes, signoff using conventional BEOL corners (CBC) results in longer chip implementation schedules and poorer design quality. We propose a method to reduce the pessimism in the CBC by using TBC. Our method is based on the observation that most timing-critical paths use different BEOL layers. When the variations of BEOL layers are not fully correlated, the BEOL-induced timing variation is much smaller due to averaging of random variations.
Further, our analysis shows that by extracting the delay sensitivities of the critical paths to the RC-worst and C-worst BEOL corners, we can identify the paths which can use TBC for signoff without underestimating the delay variation (compared to a statistical analysis). The advantage of our method is that the TBC can be precharacterized and calibrated with statistical analysis when there is a major change in the technology node or design flow. Our experimental results show that our method which uses tightened BEOL corners on selected paths can reduce the number of paths with timing violations by up to 100% and improve the WNS and TNS by up to 101ps and 53ns, respectively. 
